



Features

- Automatic power-down when deselected
- CMOS for optimum speed/power
- High speed—35 ns
- Low active power — 660 mW
- Low standby power — 110 mW
- TTL compatible inputs and outputs
- Capable of withstanding greater than 2001V electrostatic discharge

Functional Description

The CY6116 is a high performance CMOS static RAM organized as 2048 words by 8 bits. Easy memory expansion is provided by an active LOW chip enable (\overline{CE}), and active LOW output enable (\overline{OE}) and three-state drivers. The CY6116 has an automatic power-down feature, reducing the power consumption by 83% when deselected.


An active LOW write enable signal (\overline{WE}) controls the writing/reading operation of the memory. When the chip enable (\overline{CE}) and write enable (\overline{WE}) inputs are both LOW, data on the eight data input/output pins (I/O_0 through I/O_7) is written into the memory loca-

tion addressed by the address present on the address pins (A_0 through A_{10}). Reading the device is accomplished by selecting the device and enabling the outputs, \overline{CE} and \overline{OE} active LOW, while (\overline{WE}) remains inactive or HIGH. Under these conditions, the contents of the location addressed by the information on address pins is present on the eight data input/output pins.

The input/output pins remain in a high impedance state unless the chip is selected, outputs are enabled, and write enable (\overline{WE}) is HIGH.


The CY6116 utilizes a die coat to ensure alpha immunity.

Logic Block Diagram




0087-1

Pin Configurations



0087-2



0087-3

Selection Guide

| | | CY6116-35 | CY6116-45 | CY6116-55 |
|--------------------------------|------------|-----------|-----------|-----------|
| Maximum Access Time (ns) | | 35 | 45 | 55 |
| Maximum Operating Current (mA) | Commercial | 120 | 120 | 120 |
| | Military | 130 | 130 | 130 |
| Maximum Standby Current (mA) | Commercial | 20 | 20 | 20 |
| | Military | 20 | 20 | 20 |

Maximum Ratings

(Above which the useful life may be impaired. For user guidelines, not tested.)

| | | | |
|---|-----------------|--------------------------|--|
| Storage Temperature | -65°C to +150°C | Static Discharge Voltage | > 2001V (Per MIL-STD-883 Method 3015) |
| Ambient Temperature with Power Applied | -55°C to +125°C | Latch-up Current | > 200 mA |
| Supply Voltage to Ground Potential (Pin 24 to Pin 12) | -0.5V to +7.0V | | |
| DC Voltage Applied to Outputs in High Z State | -0.5V to +7.0V | | |
| DC Input Voltage | -3.0V to +7.0V | | |
| Output Current into Outputs (Low) | 20 mA | | |

Operating Range

| Range | Ambient Temperature | V _{CC} |
|-------------------------|---------------------|-----------------|
| Commercial | 0°C to +70°C | 5V ± 10% |
| Military ^[4] | -55°C to +125°C | 5V ± 10% |

Electrical Characteristics Over Operating Range^[3]

| Parameters | Description | Test Conditions | CY6116-35, 45, 55 | | Units |
|-----------------|--|---|-------------------|-----------------|-------|
| | | | Min. | Max. | |
| V _{OH} | Output HIGH Voltage | V _{CC} = Min., I _{OH} = -4.0 mA | 2.4 | | V |
| V _{OL} | Output LOW Voltage | V _{CC} = Min., I _{OL} = 8.0 mA | | 0.4 | V |
| V _{IH} | Input HIGH Voltage | | 2.0 | V _{CC} | V |
| V _{IL} | Input LOW Voltage | | -3.0 | 0.8 | V |
| I _{Ix} | Input Load Current | GND ≤ V _I ≤ V _{CC} | -10 | 10 | μA |
| I _{OZ} | Output Leakage Current | GND ≤ V _I ≤ V _{CC} Output Disabled | | 10 | μA |
| I _{OS} | Output Short Circuit Current ^[1] | V _{CC} = Max., V _{OUT} = GND | | -300 | mA |
| I _{CC} | V _{CC} Operating Supply Current | V _{CC} = Max. I _{OUT} = 0 mA | | 120 | mA |
| I _{SB} | Automatic \overline{CE} Power Down Current | Max. V _{CC} , $\overline{CE} \geq V_{IH}$ | Commercial | 20 | mA |
| | | | Military | 20 | mA |

2

Capacitance^[2]

| Parameters | Description | Test Conditions | Max. | Units |
|------------------|--------------------|----------------------------------|------|-------|
| C _{IN} | Input Capacitance | T _A = 25°C, f = 1 MHz | 5 | pF |
| C _{OUT} | Output Capacitance | V _{CC} = 5.0V | 7 | |

Notes:

- Not more than 1 output should be shorted at one time. Duration of the short circuit should not exceed 30 seconds.
- Tested initially and after any design or process changes that may affect these parameters.
- See the last page of this specification for Group A subgroup testing information.
- T_A is the "instant on" case temperature.

AC Test Loads and Waveforms




Figure 1a




Figure 1b





Figure 2

Equivalent to:



Switching Characteristics Over Operating Range^[4, 6]


| Parameters | Description | 6116-35 | | 6116-45 | | 6116-55 | | Units |
|----------------------------------|--|---------|------|---------|------|---------|------|-------|
| | | Min. | Max. | Min. | Max. | Min. | Max. | |
| READ CYCLE | | | | | | | | |
| t _{RC} | Read Cycle Time | 35 | | 45 | | 55 | | ns |
| t _{AA} | Address to Data Valid | | 35 | | 45 | | 55 | ns |
| t _{OHA} | Data Hold from Address Change | 5 | | 5 | | 5 | | ns |
| t _{ACE} | \overline{CE} LOW to Data Valid | | 35 | | 45 | | 55 | ns |
| t _{DOE} | \overline{OE} LOW to Data Valid | | 15 | | 20 | | 25 | ns |
| t _{LZOE} | \overline{OE} LOW to Low Z | 0 | | 0 | | 0 | | ns |
| t _{HZOE} | \overline{OE} HIGH to High Z ^[7] | | 15 | | 15 | | 20 | ns |
| t _{LZCE} | \overline{CE} LOW to Low Z ^[8] | 5 | | 5 | | 5 | | ns |
| t _{HZCE} | \overline{CE} HIGH to High Z ^[7, 8] | | 15 | | 20 | | 20 | ns |
| t _{PU} | \overline{CE} LOW to Power Up | 0 | | 0 | | 0 | | ns |
| t _{PD} | \overline{CE} HIGH to Power Down | | 20 | | 25 | | 25 | ns |
| WRITE CYCLE^[9] | | | | | | | | |
| t _{WC} | Write Cycle Time | 35 | | 45 | | 55 | | ns |
| t _{SCE} | \overline{CE} LOW to Write End | 30 | | 40 | | 40 | | ns |
| t _{AW} | Address Set-up to Write End | 30 | | 40 | | 40 | | ns |
| t _{HA} | Address Hold from Write End | 0 | | 0 | | 0 | | ns |
| t _{SA} | Address Set-up to Write Start | 0 | | 0 | | 0 | | ns |
| t _{PWE} | WE Pulse Width | 20 | | 20 | | 25 | | ns |
| t _{SD} | Data Set-up to Write End | 15 | | 20 | | 25 | | ns |
| t _{HD} | Data Hold from Write End | 0 | | 0 | | 0 | | ns |
| t _{HZWE} | WE LOW to High Z | | 15 | | 15 | | 20 | ns |
| t _{LZWE} | WE HIGH to Low Z | 0 | | 0 | | 0 | | ns |

Notes:

- Data I/O Pins enter high-impedance state, as shown, when \overline{OE} is held LOW during write.
- Test conditions assume signal transition times of 5 ns or less, timing reference levels of 1.5V, input pulse levels of 0 to 3.0V and output loading of the specified I_{OL}/I_{OH} and 30 pF load capacitance.
- t_{HZOE}, t_{HZCE} and t_{HZWE} are specified with C_L = 5 pF as in Figure 1b. Transition is measured ± 500 mV from steady state voltage.
- At any given temperature and voltage condition, t_{HZCE} is less than t_{LZCE} for any given device.
- The internal write time of the memory is defined by the overlap of \overline{CE} LOW and WE LOW. Both signals must be LOW to initiate a write and either signal can terminate a write by going HIGH. The data input setup and hold timing should be referenced to the rising edge of the signal that terminates the write.
- WE is HIGH for read cycle.
- Device is continuously selected. \overline{OE} , $\overline{CE} = V_{IL}$.
- Address valid prior to or coincident with \overline{CE} transition LOW.


Switching Waveforms

Read Cycle No. 1 (Notes 10, 11)




Switching Waveforms (Continued)

Read Cycle No. 2 (Notes 10, 12)




2

Write Cycle No. 1 (WE Controlled) (Notes 5, 9)












Write Cycle No. 2 (CE Controlled) (Notes 5, 9)



Note: If CE goes HIGH simultaneously with WE HIGH, the output remains in a high impedance state.

Typical DC and AC Characteristics



Ordering Information

| Speed (ns) | Ordering Code | Package Type | Operating Range |
|------------|---|-------------------|-----------------|
| 35 | CY6116-35PC CY6116-35DC CY6116-35LC | P11 D12 L64 | Commercial |
| | CY6116-35DMB CY6116-35LMB | D12 L64 | Military |
| 45 | CY6116-45PC CY6116-45DC CY6116-45LC | P11 D12 L64 | Commercial |
| | CY6116-45DMB CY6116-45LMB | D12 L64 | Military |
| 55 | CY6116-55PC CY6116-55DC CY6116-55LC | P11 D12 L64 | Commercial |
| | CY6116-55DMB CY6116-55LMB | D12 L64 | Military |

Address Designators

| Address Name | Address Function | Pin Number |
|-----------------|------------------|------------|
| A ₀ | Y ₃ | 8 |
| A ₁ | Y ₂ | 7 |
| A ₂ | Y ₁ | 6 |
| A ₃ | Y ₀ | 5 |
| A ₄ | X ₂ | 4 |
| A ₅ | X ₄ | 3 |
| A ₆ | X ₃ | 2 |
| A ₇ | X ₀ | 1 |
| A ₈ | X ₅ | 23 |
| A ₉ | X ₆ | 22 |
| A ₁₀ | X ₁ | 19 |


2

**MILITARY SPECIFICATIONS
Group A Subgroup Testing**

DC Characteristics

| Parameters | Subgroups |
|-----------------|-----------|
| V _{OH} | 1,2,3 |
| V _{OL} | 1,2,3 |
| V _{IH} | 1,2,3 |
| V _{IL} | 1,2,3 |
| I _{IX} | 1,2,3 |
| I _{OZ} | 1,2,3 |
| I _{CC} | 1,2,3 |
| I _{SB} | 1,2,3 |

Bit Map



0087-13

Switching Characteristics

| Parameters | Subgroups |
|--------------------|-------------|
| READ CYCLE | |
| t _{RC} | 7,8,9,10,11 |
| t _{AA} | 7,8,9,10,11 |
| t _{OHA} | 7,8,9,10,11 |
| t _{ACE} | 7,8,9,10,11 |
| t _{DOE} | 7,8,9,10,11 |
| WRITE CYCLE | |
| t _{WC} | 7,8,9,10,11 |
| t _{SCE} | 7,8,9,10,11 |
| t _{AW} | 7,8,9,10,11 |
| t _{HA} | 7,8,9,10,11 |
| t _{SA} | 7,8,9,10,11 |
| t _{PWE} | 7,8,9,10,11 |
| t _{SD} | 7,8,9,10,11 |
| t _{HD} | 7,8,9,10,11 |

Document #: 38-00055-B